This paper describes the prediction method of the bottom temperature of power Si MOSFET by using CFD (Computational Fluid Dynamics) analysis. For accurate thermal design of electronics, nano-micro scale hot spot temperature in semiconductor devices should be considered. Electro-Thermal Analysis is attractive method to calculate accurate temperature distribution of semiconductor devices. In our previous results, we proposed simple estimation method of nanomicro scale hot spot temperature from the results of Electro-Thermal Analysis. In the method, accurate estimation of temperature at the bottom side of the device is required. In this study, power Si MOSFET is focused as a semiconductor device, which is widely used in power electronics area. Then, in this paper, appropriate CFD modeling for detecting the bottom temperature of power Si MOSFET is discussed. To verify the appropriate CFD modeling, the analysis results are compared with the experimental results, and the suitable assumption of heat generation in CFD analysis is discussed.
Introduction
Recently, thermal problems of semiconductor devices become more serious according to miniaturize of electronics. To prevent semiconductor devices from thermal runaway for reliability of electronics, accurate thermal design is very important. CFD analysis is widely used as the tool for thermal design. In general, the heat generation from a semiconductor die or a semiconductor device package is assumed to be uniform in CFD analysis. However, in fact, the semiconductor die has non-uniform heat generation, and hot spots appear in the semiconductor die. In addition, the hot spot causes a high risk of thermal runaway. [1] Therefore, the nano-micro hot spot generation should be considered in thermal design, and the nano-micro scale hot spots should be cooled down at the appropriate temperature. [2] [3] [4] [5] To keep the semiconductor devices at appropriate temperature, the accurate hot spot temperature should be detected, and cooling system best for the device should be employed. However, it is difficult to detect the accurate hot spot temperature by a temperature measurement, because hot spot is small scale, and appears in the semiconductor device package. To detect the accurate nano-micro scale hot spot temperature, adequate analysis method to calculate the energy transport in the semiconductor die should be employed, and Electro-Thermal Analysis is attractive method. The detail of temperature distribution of semiconductor die can be calculated by the analysis, and hot spot temperature at nano-micro scale can be detected. However, it is difficult to employ ElectroThermal Analysis as tool for thermal design of overall electronics because of the heavy calculation load. On the other hand, CFD analysis cannot detect the accurate temperature of nano-micro scale hot spot in the semiconductor device. Therefore, the nano-micro scale hot spot temperature cannot be considered in thermal design of practical electronics. However, if the nano-micro scale hot spot temperature can be considered in thermal design, more appropriate cooling system can be employed, and miniaturization of the device with high reliability would be realized by the thermal design. 
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Transactions of The Japan Institute of Electronics Packaging Vol. 10, 2017 In our previous study, we validated thermal properties (temperature distribution, nano-micro scale hot spot temperature and so on) in semiconductor die (a planer gate vertical type n-MOSFET, TO-220 type) by using ElectroThermal Analysis. In the reference, [6] by using ElectroThermal Analysis, the relationship between the nanomicro scale hot spot temperature and the bulk temperature of the silicon die was discussed. The result showed that the nano-micro scale hot spot temperature can be predicted from the bulk temperature of silicon die. However, it is difficult to detect the bulk temperature of silicon die, because silicon die is in a semiconductor device package.
Then, the method of the detection of the bottom temperature of the silicon die is required.
Then, in this paper, to detect accurate nano-micro scale hot spot temperature in silicon die using Electro-Thermal Analysis, the method for detection of the bottom temperature of silicon die is discussed. It is difficult to measure the bottom temperature of silicon die, because silicon die is embedded in a semiconductor device package. Therefore, in this study, to detect the bottom temperature of silicon die, CFD analysis is employed. In fact, silicon die has nonuniform heat generation. Therefore, the assumption of heat generation is important for detecting the accurate bottom temperature of silicon die by using CFD analysis.
For considering of the suitable assumption of heat generation in CFD analysis, we first assume the several types of heat generation. And, the results of CFD analysis are compared with measured surface temperature distribution in the experiment. Then, the suitable assumption of heat generation in CFD analysis to obtain accurate bottom temperature of silicon die is discussed.
Experiment

Experimental object
As the semiconductor device package in this study, a semiconductor die planer gate vertical type (TO-220 type)
is employed. Figure 1 The semiconductor device package is hanged in the center of box to prevent the device package from disturbance.
Experimental apparatus
The box size is 610 × 410 × 600 mm 3 . The surface temperature distribution of the semiconductor device package is measured at 5 points as shown in Fig. 2 (b) . In addition, ambient temperature is measured by thermocouple. In this paper, the measured surface temperature of semiconductor device package is the side of resin surface, because the back side is the drain electrode board. The distance between measurement points are 3.0 mm. Thermocouples Si MOSFET (3/6) are fixed by kapton tape at each point. In this experiment, source is grounded. The applied voltage of the gate is 5.0 V, and the drain is 0.672 V. In this experiment, ambient temperature is 297.15 K. In addition, the connecting electrodes (source, drain and gate) into power-supply devices are ignored in this model.
Experimental result
Analysis condition
In this analysis, we employed STREAM V 12.0 of Software Cradle Co., Ltd.. This calculation is steady state analysis. We assumed laminar flow, because the Rayleigh number of this analysis condition is 10 7 . In this domain, the position of the power Si MOSFET is the center. In Fig 
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Transactions of The Japan Institute of Electronics Packaging Vol. 10, 2017 and outflow at the all boundary walls, and the out-side ambient temperature is assumed to be at 297.15 K, which is same with experimental condition. To consider the optimal assumption of heat generation for investigation of accurate temperature distribution using CFD analysis, 3
cases of heat generation are assumed. Case 1 is assumed as uniform heat generation from the whole semiconductor device package including resin, and case 2 is assumed as uniform heat generation from whole power Si MOSFET. In our previous study, [7] the location of nano-micro scale hot spots was discussed. The result shows that nano-micro scale hot spots appear at the top surface of silicon die.
Then, case 3 is assumed as the surface heat generation at the top of the silicon die. In any assumptions of heat generation, the amount of heat generation is 0.73 W, and the value corresponds to experimental condition. Mesh number is about 4 million in any case, and sufficient mesh number is employed by considering calculation load and time. are same, and are on silicon die. This is because case 1 is assumed uniform heat generation from whole part of the semiconductor device package. In fact, main heat source is silicon die, and maximum temperature position is predicted that it is around the place of silicon die as shown in
Analysis result
Figs. 5 (b) and (c). However, in case 1, heat diffuses to air and the electrodes, and temperature around electrodes becomes lower. Therefore, maximum temperature position of case 1 is the opposite side of electrodes. In our previous study about heat generation of power Si MOSFET, we investigated that heat mainly generates on the top of the semiconductor die. [6, 7] However, in the present calculation, case 2 and case 3 show similar results. From this result, for CFD analysis of temperature distribution on power Si MOSFET, we can assume heat uniformly gener- E16-016-5 Kibushi et al.: Assumption of Heat Gen. in CFD for Accurate Temp. Dist. of Power Si MOSFET (5/6) ates from semiconductor die. Figure Since only drain electrode, which is located in the center of the electrodes, is directly connected to semiconductor die, heat transfer through the drain electrode may be large.
Thus, center temperature may decrease. To predict more accurate temperature distribution using CFD analysis, heat transfer from the electrodes to outside should be considered, and details of heat transfer through the electrodes will be discussed in our future study.
Conclusion
In this paper, the assumption of heat generation in CFD analysis to obtain accurate bottom temperature of power Si However, the temperature distributions of cases 2 and 3 are still different from the experimental results. One of the factor of the difference would be the effect of heat transfer from the electrodes to outside. This heat transfer effect through the electrodes will be discussed in our future study.
Our final goal of the study is simple estimation method of nano-micro scale hot spot temperature of power Si
MOSFET only using CFD analysis. We already proposed nano-micro scale hot spot temperature estimation method using the relationship between hot spot temperature and bottom temperature of power Si MOSFET (semiconductor die). In this study, we discussed appropriate assumption of heat generation from power Si MOSFET package to detect accurate temperature of the bottom of power Si MOSFET (semiconductor die). To combine these results, we will discuss quantitative evaluation of hot spot temperature in our future study.
